Two new three-phase high-power-factor rectifiers using an interleaved discontinuous conduction mode (DCM) boost converters in a three-level configuration are proposed in this paper. The input currents waveforms follow the input voltages waveforms without a current control loop and the input currents present low current ripple without additional input filter due to the interleaved operation. The main advantage of the proposed rectifiers is the low voltage stress with the voltage applied across all semiconductors and output filter capacitors lower than the output voltage. A high gain rectifier version is presented in a hybrid configuration, including resonant voltage multiplier cell. The structures use only two active switches and current sensors and current control loops are not necessary, becoming a possible solution for low power and low cost applications. The low voltage stress operation and the reduction of the switch current stress due to the interleaved operation allows the reduction of the switches conduction losses of the DCM operation. The experimental results obtained from two prototypes are presented and efficiency equal to 97.26% is obtained for the three-level converter (V i = 127 V / P = 2 kW) and 94% for the hybrid configuration (V i = 64 V/ P = 1 kW).
I. INTRODUCTION
The wind energy generation system is an important renewable energy source and the technological development of high power systems already reached an advance stage [1] - [4] . However, the area of low-power small wind turbines systems (SWT) is not a so established technology and many solutions are proposed mainly in order to obtain high performance minimizing the cost. Wind turbines with a rotor area lower than 200 m 2 are classified as a SWT system including a rated power range of 1-15 kW for residential applications [1] .
A challenge is the development of high performance threephase rectifier stage in the lowest power range (1 kW -3 kW) due to cost limitations.
Some widely used three-phase ac-dc converter topologies are the two-level and the three-level boost type rectifiers presented in Fig. 1 . These topologies normally operate in continuous conduction mode (CCM) and are good solu-The associate editor coordinating the review of this manuscript and approving it for publication was Zhilei Yao . tions for the highest power range in SWT [1] - [5] . However, current sensors and relatively complex control system are necessary to obtain high power factor (HPF) and the cost including several controlled switches, drive circuits and current sensors can be high for the lowest power range.
A simple solution for the SWT lowest power range is the three-phase boost type rectifiers operating in discontinuous conduction mode (DCM), as the converters presented in Fig. 2 [5] . The DCM operation ensures the operation as a voltage follower where the input current waveform follows the input voltage without current control loops and without current sensors. In addition, the use of only one or two active switches results in low complexity solutions.
However, some problems presented by these topologies limits the rectifier performance.
The typical problems presented by the simplest circuit presented in Fig. 2(a) are the high peak current due to the DCM operation, high electromagnetic interference (EMI) filtering effort and low frequency distortion of mains currents [5] . The HPF and low current distortion are important parameters in order to reduce the losses in the generator and also for the operation with the maximum active power.
The interleaved version presented in Fig. 2 (b) increases the component number but improves the operation reducing the current stress using two active switches and reduces the high frequency ripple of the input currents due to the multiphase operation. However, the low frequency distortion of mains currents remains, limiting the rectifier power factor. Some developments for SWT using the boost DCM are presented in [6] - [8] . Others solutions using the SEPIC DCM are presented in [9] - [11] . An interesting alternative for low cost systems was proposed in [12] and is presented in Fig. 2 (c). Two boost converters operate in DCM in an interleaved mode, reducing the conduction losses of the DCM operation and resulting in low current ripple as a CCM operation without additional input filters. The low frequency distortion of the mains current is lower than presented in Fig. 2 (a) and Fig. 2 (b) due to the circuit configuration. The use of this topology in a small-scale wind energy conversion system is proposed in [13] . The intrinsic inductance of the generator operating with the rectifier input capacitors of the Fig. 2 (c) circuit can filter all the high frequency components of the rectifier input currents as presented in [13] . However, the semiconductor voltage stress in all structures presented in Fig. 2 is equal to the output voltage as a classical boost converter.
The output voltage of low power generators can be low in relation to the DC bus voltage of an inverter to be integrated with a microgrid and a high static gain rectifier can be necessary in these applications.
Two new interleaved DCM rectifier configurations presented in Fig. 3 are proposed in this paper in order to reduce the components voltage stress and also increasing the rectifier static gain for low voltage generators. The three-level configuration, shown in Fig. 3 (a), is obtained from Fig. 2 (c) rectifier including two output diodes (D o1 − D o2 ) and two output capacitors (C o1 − C o2 ) with a middle point connection, reducing the semiconductor voltage stress to half of the output voltage. The output voltage of the proposed rectifier is the double of the structures presented in Fig. 2 for the same operation conditions.
A hybrid version of the three-level HPF rectifier is proposed in Fig. 3 (b) including a resonant voltage multiplier cell in each interleaved boost, presenting an output voltage four times higher than the structures presented in Fig. 2 . The voltage across the semiconductors and filter capacitors is four times lower than the output voltage in the hybrid structure.
The proposed rectifier's configuration also offer automatic voltage balancing and symmetric voltage across the output capacitors, which makes it possible to design the converter with lower voltage-rated component that offer better performance and are less expensive than their highvoltage-rated counterparts. The proposed rectifier's output configuration is suitable for the integration with different structures as half-bridge inverters and different types of multilevel inverters.
The operation of the switches S 1 and S 2 must be complementary in the original rectifier presented in Fig. 2 (c) due to the circuit configuration. The usual rectifier modulation is the operation with constant duty-cycle D = 0.5 and variable switching frequency [12] , [13] . However, a large frequency range can be necessary to regulate the output voltage in some applications.
The operation of each interleaved boost converter presented in Fig. 3 (a) and in Fig. 3 (b) is independent with the inclusion of the output diodes (D o1 −D o2 ) and filter capacitors (C o1 − C o2 ) and different modulation can be used. Besides the frequency modulation, the classical multiphase PWM modulation with constant switching frequency and variable duty-cycle is proposed in this paper and classical analog PWM integrated circuits and low cost pulse transformer can be used in the control and command circuits.
II. THREE-PHASE RECTIFIERS OPERATION ANALYSIS A. AC-DC CONVERTER OPERATION
The operation of the input section of the rectifiers presented in Fig. 3 (a) and in Fig. 3 (b) is the same and is similar to the circuits presented in Fig. 2 because all these topologies are derived from the boost DCM converter. The operation is detailed for the three-level rectifier presented in Fig. 3 (a). The operation of the resonant voltage multiplier cell is added to the basic rectifier operation to explain the operation of the hybrid rectifier version. The three-level three-phase rectifier presented in Fig. 3 (a) is composed by the input capacitors (C i1 -C i2 -C i3 ), three input boost inductors (L 1 -L 2 -L 3 ), two active switches (S 1 -S 2 ) and two output diodes (D o1 -D o2 ). The output capacitors (C o1 -C o2 ) share the total output voltage. The input capacitors creates a virtual neutral that is connected to the midpoint between two switches S 1 and S 2 and also to the midpoint of two output capacitors C o1 and C o2 .The operation of the switches S 1 and S 2 are integrated with the input three-phase diode bridge (D 1 -D 6 ). There are different circuit configurations depending of the three-phase input voltages segment and the segment (c) shown in Fig. 4(a) is considered for the presentation of the rectifier operation stages. The operation in the others segments of the input voltage are similar. The input rectifier diodes D 1 -D 2 -D 3 conduct when their correspondent phase voltages are positive and the diodes D 4 -D 5 -D 6 conduct when their correspondent phase voltages are negative. Thus, only the diodes D 1 -D 2 -D 4 are conducting in the segment (c) where V 1 > 0, V 2 > 0 and V 3 < 0. The operation stages of three-phase rectifier during a switching cycle operating with D = 0.5 within the segment (c) is shown in Fig. 4 and the theoretical current waveforms are presented in Fig. 5 . Fig. 4 
(B)
The switch S 1 is turned-on at the instant t 0 and the voltages V Ci1 and V Ci2 are applied across the input inductor L 1 and L 2 through the rectifier diodes D 1 and D 2 , storing energy in these inductors. The energy stored in the inductor L 3 is transferred to DC bus capacitors C o2 through the rectifier diode D 4 and output diode D o2 .
2) SECOND STAGE - Fig. 4 
(C)
The switch S 1 remains turned-on and the inductors L 1 and L 2 continue storing energy. However, the energy transference from inductor L 3 to the capacitor C o2 is finished at the instant t 1 due to the DCM operation. The current at the inductor L 3 is null, blocking the diodes D 4 and D o2 without reverse recovery current due to the low di/dt.
3) THIRD STAGE -Fig. 4(D)
At the instant t 2 , the switch S 1 is turned-off and the switch S 2 is turned-on. The energy stored in the input inductors L 1 and L 2 are transferred to the output capacitor C o1 . The input inductor L 3 stores energy with the input voltage V Ci3 applied through the switch S 2 and diode D 4 .
4) FOURTH STAGE -Fig. 4(E)
The current at the inductor L 2 decreases until zero at the instant t 3 blocking the diode D 2 . The energy transfer from the inductor L 1 to the capacitor C o1 remains and the inductor L 3 is still storing energy.
5) FIFTH STAGE -Fig. 4(F)
The energy transference from the inductor L 1 is finished at the instant t 4 blocking the diodes D 1 and D o1 . Only the input inductor L 3 remains storing energy until the instant t 5 when the switch S 2 is turned-off and S 1 is tuned-on, returning to the first operation stage.
The theoretical current waveforms are presented in Fig. 5 . The switches S 1 and S 2 turn-on with zero current switching (ZCS), reducing the switching losses. All diodes are blocked with low di/dt and without reverse recovery current due to the DCM operation.
The voltage stress in all semiconductors is equal to the output capacitor voltage (C o1 -C o2 ) that is equal to half of the output voltage due to the three-level configuration.
B. VOLTAGE MULTIPLIER CELL OPERATION
The operation of the input section of the hybrid rectifier presented in Fig. 3 (b) is basically the same of the three-level rectifier presented in Fig. 3(a) . Therefore, only the operation of the voltage multiplier cell included in the hybrid rectifier is explained for this topology.
The capacitor C M1 is responsible by the energy transference from the output capacitor C o1 to C o3 , increasing the static gain. This energy transference can be accomplished in two different forms: the classical transference and the resonant transference. The classical energy transference in switched capacitor circuits can be classified in three different operating modes as presented in Fig. 6 (a): Total Charge (TC), Partial Charge (PC), and No Charge (NC) [14] , depending of some circuit parameters as the switching frequency, capacitance values, intrinsic resistances of the capacitors and semiconductors (R eq ). The relation between the constant time of the circuit and the switching period defines the charge mode. Some analysis presented in the literature as in [14] , [15] , shows that the TC mode presents greater loss due to the higher peak current; however, it requires a lower capacitance value. The NC mode presents less loss, but it requires higher capacitance values. Considering the relation losses and volume, PC is the best operating mode. However, even for the operation in the PC mode, a high switching frequency and a capacitance of hundreds of microfarads can be necessary increasing the cost and volume of the converter.
Other problem is that the intrinsic ZCS switch turn-on of the DCM operation cannot be maintained with the switched capacitor energy transference and a peak current can occurs at the commutation instant, increasing the switching losses.
An alternative to solve these problems is the inclusion of a small resonant inductor between the capacitors as presented in Fig. 6(b) , becoming the energy transference resonant.
The resonant operation limits the di/dt and the peak current of the energy transference, maintaining the ZCS switch turn-on in the DCM operation and reducing the losses. The capacitor used in the energy transference can be significantly reduced, decreasing the volume and cost and maintaining a high efficiency. Therefore, a small resonant inductor (L R1 -L R2 ) is used in the voltage multiplier of the hybrid configuration allowing the use of reduced voltage multiplier capacitance (C M1 -C M2 ) [16] . The operation of the resonant voltage multiplier circuit and the theoretical waveforms are presented in Fig. 7 and in Fig. 8 respectively. The output DC bus capacitors (C o1 -C o4 ) are considered much higher than the voltage multiplier capacitors and operate as a constant voltage source (V o /4) during the switching period. When the switch S 1 is turned-on at the instant t o , there is the energy transference in a resonant way from the output capacitor C o1 to the multiplier capacitor C M1 through the diode D M1 , resonant inductor L R1 and switch S 1 . Otherwise, when the switch S 1 is turned-off, the multiplier capacitor C M1 transfers the energy in a resonant way to the output capacitor C o3 through the diode D o3 , resonant inductor L R1 and diode D o1 , ensuring that output capacitors C o1 and C o3 will be charge with the same voltage level.
The resonance frequency is calculated by (1) and the half resonant period must be lower than the switch turn-on period, blocking the diode D M1 at the instant t 1 with zero current.
The voltage and current variation in the multiplier capacitor are presented in (2) and (3) respectively, where ( VCM1 ) is the voltage ripple of the multiplier capacitor.
The rectifier input inductor remains storing energy during the switch turn-on period until the instant t 2 when the switch S 1 is turned-off. When the switch S 1 is turned-off, the energy stored in the input inductors is transferred to the output capacitor C o1 through the diode D o1 . There is also the resonant energy transference from the multiplier capacitor C M1 to the output capacitor C o3 through the diodes D o1 and D o3 . At the instant t 3 the resonant energy transference is finished and energy transference of the input inductor remains until the instant t 4 .
With the three-level configuration and with the inclusion of the voltage multipliers, the rectifier output voltage is four times higher than the classical structures presented in Fig. 2 and the voltage stress in all rectifier semiconductors is equal to one quarter of the output voltage. The switches turn-on is ZCS and all diodes are blocked with zero current without reverse recovery current problems, reducing the switching losses.
III. SIMPLIFIED DESIGN PROCEDURE
The rectifiers operating in DCM present an intrinsic limitation of the maximum input power because the rectifier operates as a constant input power source for a constant input voltage and a fixed duty-cycle. Therefore, the design of the input inductors defines the maximum input power of the rectifier operating at maximum input voltage with the nominal duty-cycle. The lowest current and voltage stress can be obtained designing the rectifiers at the boundary of CCM and DCM at the maximum allowed power. The voltage across the DC bus output capacitors that is also the voltage across all semiconductors, must be higher than the peak of the maximum line generator input voltage to maintain the HPF operation. A value equal this limit is chosen for the lowest semiconductor voltage stress. The maximum voltage applied to the input inductors during energy storing stage is half of the peak line voltage. The voltage at each boost output, that is the DC bus capacitor, is equal to the peak line voltage. Therefore, the static gain of each boost converter is equal to 2 and the nominal duty-cycle must be equal to D = 0.5 operating at the boundary of DCM and CCM. The output voltage of the three-level rectifier is equal to (4) .
where V Lpk and V pk are the generator line and phase peak voltages respectively. The input inductors can be calculated by (5) operating with the maximum power (P), duty-cycle D = 0.5 and at the boundary of CCM and DCM.
Considering the rectifier power equal to (6) , where R is the load resistance, and replacing (4) and (6) in (5), the input inductor design is obtained and presented in (7) for the threelevel rectifier.
The input inductor value for the operation at the boundary of the DCM and CCM is a function only of the load resistance and the switching frequency.
Considering the hybrid configuration, the output voltage is equal to (8) .
Replacing (6) and (8) in (5), the input inductor calculation for the hybrid configuration is obtained and presented in (9) , as a function of the load resistance and switching frequency.
If the output power is reduced, the switching frequency must be increased or the switches duty-cycle must be reduced to regulate the output voltage and the rectifier will operate in DCM.
The maximum input inductor peak current is calculated by (10) .
The input capacitance (C i1 -C i3 ) can be calculated by the charge variation and by the high frequency voltage ripple specification ( VCi ) as shown in (11) .
The DC bus capacitors (C o1 -C o4 ) are defined by the energy demand of the second stage connected with the rectifier, as the low frequency input ripple of a grid connected inverter.
The multiplier capacitors (C M1 -C M2 ) used in the hybrid configuration to increase the output voltage are calculated also by a voltage ripple specification ( VCM ). Thus, the multiplier capacitors are calculated by (12) .
The resonant inductor (L R1 -L R2 ) allows the ZCS switch turn-on commutation and limits the peak current in the energy transference between the capacitors, reducing the losses. The peak current in the energy transference is equal to (13) and the energy transference period (T o /2) is presented in (14) .
The parameters used in the converters design and the components values used in the prototypes are presented in Table 1 . 
IV. EXPERIMENTAL RESULTS
The prototypes experimental results are presented operating at the nominal specifications shown in Table 1 . As the hybrid rectifier has double gain, its input voltage has been specified with half the value of the three-level rectifier. Thus, the output voltage will be the same for the both rectifiers. To maintain the same input current levels, the rated power of the three-level rectifier was specified at 2 kW and the rated power of the hybrid rectifier at 1 kW. The same inductance value was used in both rectifiers and the switching frequency 45 kHz was used for the three-level rectifier and 24.5 kHz for the hybrid rectifier.
The output voltage and the voltage and current in the switch S 1 are presented in Fig. 9 . The switch voltage is the half of total DC bus for the three-level configuration and is half of this value for the hybrid configuration. The switch turn-on is ZCS in both configurations. The resonant energy transference of the capacitor C M in hybrid configuration can be observed in the switch current in Fig. 9(b) .
The input inductors currents (I L1 -I L3 ) are shown in Fig. 10 . The operation close to the boundary of the DCM and CCM can be observed in the I L3 current. The current and voltage in the output diodes are shown in Fig. 11 . All diodes are blocking without reverse recovery current due to the DCM operation. The voltage across the DC bus capacitors are presented in Fig. 12 . The capacitors voltages are balanced and are close to the value specified in Table 1 .
The three-phase input currents and input voltage in phase 1 are presented in Fig. 13 . The waveforms are similar in both rectifiers and present low current ripple without additional input filter even operating in DCM. The THD of the input voltage and current presented in Fig.14 are equal to 4 .77% and 7.68% respectively for the three-level rectifier. Thus, the current distortion relative to the rectifier operation is equal to 2.91%. The THD of the input voltage and current presented in Fig.15 are equal to 4.72% and 8.18% respectively for the hybrid rectifier. Thus, the current distortion relative to the rectifier operation is equal to 3.41%.
The power factor of the three-level and hybrid rectifiers is equal to 0.99 and 0.992 respectively as shown in Fig. 16 .
The classical PWM analog integrated circuits SG3525 is used in the command circuit of the proposed rectifiers operating with the classical PWM modulation with fixed switching frequency and variable duty-cycle. The control circuit is a single output voltage control loop using a PI controller. The load transient from 20% to 100% of the output power is presented in Fig. 17 for the three-level and the hybrid rectifiers. The under voltage presented in the load transient is equal to 6.5% and the settling time close to 15 ms for both rectifiers. The load transient from 100% to 20% of the output power is presented in Fig. 18 for the three-level and the hybrid rectifiers. The voltage overshoot presented in the load transient is equal to 8% and the settling time close to 60 ms for both rectifiers.
The efficiency curves for both rectifiers as a function of the output power are shown in Fig. 19 . The efficiency at the nominal output power is equal to 97.26% for the three-level rectifier and 94% for the hybrid rectifier.
The results of the proposed rectifier's losses analyses are presented in Fig. 20 , considering the components and specifications presented in Table 1 . The average current in the output diodes of the three-level rectifier (D o1 -D o2 ) and in the voltage multiplier diodes and output diodes of the hybrid rectifier (D o1 -D o4 /D M1 -D M2 ) are equal to the output current. Therefore, the modifications of the original structure presented in Fig. 2(c) to the three-level configuration with the inclusion of the output diodes increases 10 W in the converter losses. However, the semiconductors voltage is reduced to half of the output voltage and the static gain is the double of the original structure. The inclusion of the output diodes and voltage multiplier diodes in the hybrid configuration increases the rectifier losses in 14.4 W using conventional ultra-fast diodes. But the semiconductors voltage is reduced to a quarter of the output voltage and the static gain is four times higher than the original structure. The conduction losses of the switches S 1 -S 2 is increased in only 1.1 W using the resonant voltage multiplier in the hybrid configuration.
However, the most part of the rectifier's losses occurs in the input inductors L 1 -L 3 due to the DCM operation and in the input rectifier diodes D 1 -D 6 . The total losses in these components are equal in the three-level and in the hybrid configuration even the hybrid rectifier operating with nominal output power (P = 1000 W) half of the output power of the three-level rectifier (P = 2000 W). This occurs due to the low input voltage specification of the hybrid rectifier (V pk = 90 V) resulting in the same input current for both topologies.
Therefore, a lower efficiency is expected in the rectifier operating with the lower input voltage. The efficiency of the three-level rectifier is equal to 97.1% and the efficiency of the hybrid rectifier is equal to 94% using conventional ultra-fast diodes. Considering the use of low voltage (250V) schottky diode for all rectifier diodes, the efficiency of the hybrid rectifier is increased to 95.5%, as presented in Fig. 20(c) .
V. COMPARATIVE ANALYSIS
A comparison of the proposed converters with three Boost type rectifiers operating in DCM is presented in Table 2 . The rectifiers do not need input current control due to the DCM operation, avoiding the use of current sensors and input currents control loop. Therefore, all these rectifiers use a single output voltage control with a voltage sensor. The rectifier of Fig. 2(a) [5] has the advantage of a single switch realization. However, the switch voltage stress is equal to the output voltage level and the current stress is higher than the others topologies. An additional input filter is necessary only in this topology due to the DCM operation.
The interleaved version presented in Fig. 2(b) [5] increases the component count but improves the operation reducing the current stress using two active switches and reduces the high frequency ripple of the input currents due to the multiphase operation. However, the switches voltage stresses are equal to the output voltage level.
The low cost rectifier presented in Fig. 2(c) [12] operates in DCM in an interleaved mode, reducing the conduction losses of the DCM operation and resulting in low current ripple as a CCM operation without additional input filters. However, the switches voltage stresses are equal to the output voltage level.
The proposed rectifiers have the ability of dividing the voltage stress across the switches through the three-level and hybrid concepts without additional switches when compared to the rectifier presented in Fig. 2(b) and Fig. 2(c) . The switches voltage stresses are equal to the half of output voltage level for the three-level rectifier and one fourth of the output voltage level for the hybrid rectifier, allowing the use of switches with lower conduction losses.
VI. CONCLUSION
Three-phase high-power-factor rectifiers based on an interleaved DCM boost converters in a three-level configuration and in a hybrid configuration are proposed in this paper. The main characteristics of the proposed converters are low input current ripple, low input current distortion, high power factor and low voltage stress in all semiconductors and output filter capacitors. The proposed structures also present high gain compared to the classical rectifier with the same operation characteristics. The structures use only two active switches and current sensors and current control loops are not necessary, becoming a possible solution for low power and low cost applications.
